Presentations -
-
Unbalanced Buffer Tree Synthesis to Suppress Ground Bounce for Fine-grain Power Gating
Kimiyoshi Usami, Makoto Miyauchi, Masaru Kudo, Kazumitsu Takagi, Hideharu Amano, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura
International Symposium on System-on-Chip (Tampele, Finland) ,
2014.10,Oral presentation (general)
-
A Thermal Management System for Building Block Computing System
Yu Fujita, Kimiyoshi Usami, Hideharu Amano
International Conference on Enbedded Multicore/Many-core System on Chips (Aizu, Japan) ,
2014.09,Oral presentation (general), IEEE
-
Body Bias Control for a Coarse Grained Reconfigurable Accelerator Implemented with Silicon on Thin BOX Technology
Honlian Su, Yu Fujita, Hideharu Amano
International Conference on Field Programable Logic and Applications, (Munich, Germany) ,
2014.09,Oral presentation (general)
-
A high speed design and implementation of dynamically reconfigurable processor using 28nm SOI technology
Toru Katagiri, Hideharu Amano
International Conference on Field Programable Logic and Applications (Munich, Germany) ,
2014.09,Poster presentation
-
Design of a Low Power NoC Router using Marching Memory Through type
Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura
8th IEEE/ACM International Symposium on Networks-on-Chip (Ferrara, Italy) ,
2014.09,Oral presentation (general), IEEE/ACM
-
Block Computing Systems with Wireless Inductive Through Chip Interface
AMANO HIDEHARU
the 6th Workshop on Design for 3D Silicon Integration (Lausanne, Switzland) ,
2014.06,Oral presentation (invited, special)
-
Accelerating Breadth First Search on GPU-BOX
Takuji Mitsuishi, Shimpei Nomura, Jun Suzuki, Yuki Hayashi, Masaki Kan, AMANO HIDEHARU
Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2014) (Sendai, Japan) ,
2014.06,Oral presentation (general)
-
Performance analysis of the multi-GPU System with ExpEther
Shimpei Nomura, Takuji Mitsuishi Jun Suzuki, Yuki Hayashi, Masaki Kan, Hideharu Amano
Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2014) (Shendai, Japan) ,
2014.06,Oral presentation (general)
-
Leakage Reduction using Coarse-Grained Static Body Biasing in a Dynamically Reconfigurable Processor
Johannes Maximilian Kühn, Hideharu Amano, Toru Katagiri, Wolfgang Rosenstiel
Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2014) (Sendai, Japan) ,
2014.06,Poster presentation
-
A Configurable Switch Mechanism for Random NoCs
Seiichi Tade, Takahiro Kagami, Ryuta Kawano, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano
CoolChips XVII (Yokohama, Japan) ,
2014.04,Poster presentation, IEEE
-
A low power NoC router using the marching memory through type
Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanebe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura
CoolChips XVII,
2014.04,Oral presentation (general)
-
Voltage control considering the chip temperature in the three-dimensional stacked multi-core processors
Yu Fujita, Yusuke Koizumi, Rie Uno, Hideharu Amano
CoolChips XVII (Yokohama, Japan) ,
2014.04,Poster presentation, IEEE
-
Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors
Masaaki Kondo
DATE2014 (Doresden, Germany) ,
2014.03,Oral presentation (general)
-
Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips
Hiroki Matsutani
DATE 2014 (Doresden, Germany) ,
2014.03,Oral presentation (invited, special)
-
Task Level Pipelining on Multiple Accelerators via FPGA Switch
Takaaki Miyajima, Takuya Kuhara, Toshihiro Hanawa AMANO HIDEHARU, Taksuke Boku
Parallel and Distributed Computing and Networks (Insbruch, Austoria) ,
2014.02,Oral presentation (general)
-
Design and Control Methodology for Fine Grain Power Gating based on Energy Characterization and Code Profiling of Microprocessors
Kimiyoshi Usami
ASP-DAC 2014 (Singapore) ,
2014.01,Oral presentation (general), IEEE
-
Introduction to Interconnection Networks
AMANO HIDEHARU
CANDAR2013 (Matsuyama, Japan) ,
2013.12,Public lecture, seminar, tutorial, course, or other speech
-
A co-processor design of an energy efficient reconfigurable accelerator CMA
AMANO HIDEHARU
CANDAR2013 (Matsuyama, Japan) ,
2013.12,Oral presentation (general)
-
A low power reconfigurable accelerator using a back-gate bias control technique
Honglian So
International Conference on Field Programmable Technologies (Kyoto Japan) ,
2013.12,Poster presentation, IEEE/Keio Univ.
-
A Speculative Gather System for Cool Mega-Array
Rie Uno
International Conference on Field Programmable Technologies (Kyoto, Japan) ,
2013.12,Poster presentation, IEEE/Keio Univ.