研究発表 - 天野 英晴
-
Zynq Cluster for CFD Parametric Survey
天野 英晴
the International Symposium on Applied Reconfigurable Computing (ARC) （Lio De Janeiro） ,
2016年02月,口頭発表（一般）
-
Randomizing Packet Memory Networks for Low-latency Processor-memory Communication
天野 英晴
The 24th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP) （Crete） ,
2016年02月,口頭発表（一般）, IEEE
-
Power Optimization considering the chip temperature of low power reconfigurable accelerator CMA-SOTB
天野 英晴
he 4rd International Symposium on Computing and Networking (CANDAR),
2015年12月,口頭発表（一般）, IEICE
-
A 297MOPS/0.4mW Ultra Low Power Coarse-grained Reconfigurable Accelerator CMA-SOTB-2
天野 英晴
The 10th International Conference on ReConFigurable Computing and FPGAs （IEEE） ,
2015年12月,口頭発表（一般）
-
On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck
天野 英晴
the 9th ACM/IEEE International Symposium on Networks-on-Chip (NOCS) （Banqueber） ,
2015年10月,口頭発表（一般）
-
REDUCTION CACLULATOR IN AN FPGA BASED SWITCHING HUB FOR HIGH PERFORMANCE CLUSTERS
天野 英晴
International Conference on Field Programmable Logic and Applications （London） ,
2015年09月,ポスター発表, IEEE
-
3D Shared Bus Architecture Using Inductive Coupling Interconnect
天野 英晴
EEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chips (McSoC) （Torino） ,
2015年09月,口頭発表（一般）, IEEE
-
Expandable Chip Stacking Method for Many-Core Architectures Consisting of Tiny Chips,
天野 英晴
EEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chips (McSoC) （Torino） ,
2015年09月,口頭発表（一般）, IEEE
-
Parallel processing of Breadth First Search by Tightly Coupled Accelerators
天野 英晴
the 21st International Conference on Parallel and Distributed Processing Techniques and Applications （Las Vegas） ,
2015年07月,口頭発表（一般）
-
A Metamorphotic Network-on-Chip for Various Types of Parallel Applications
天野 英晴
IEEE International Conference on Application-specific Systems, Architectures and Processors （Toronto） ,
2015年07月,口頭発表（一般）, IEEE
-
An Optimal Power Supply and Body Bias Voltage for Ultra Low Power Micro-Controller with Silicon on Thin BOX MOSFET
天野 英晴
International Symposium on Low Power Electronics and Design （Rome） ,
2015年07月,口頭発表（一般）, IEEE
-
Breadth First Search on Cost-efficient Multi-GPU Systems
天野 英晴
the International Symposium on Highly-Efficient Accelerators and Reconfigureable Technologies (HEART) （Boston） ,
2015年05月,口頭発表（一般）
-
Off-loading LET generation to PEACH2: A switching hub for high performance GPU clusters
天野 英晴
International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies （Boston） ,
2015年05月,口頭発表（一般）
-
Spatial and Temporal Granularity Limits of Body Biasing in UTBB-FDSOI
Johannes Maximilian Kuehn, Dustin Peterson, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel
Design Automation & Test in Europe (DATE 2015) （Grenoble, France） ,
2015年03月,口頭発表（一般）
-
Time Analysis of Applying Back Gate Bias for Reconfigurable Architectures with SOTB MOSFET
Hayate Okuhara, Kimiyoshi Usami, Hideharu Amano
The 20th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI2015) （Yulin, Taiwan） ,
2015年02月 -
Data Reduction and Parallelization for Human Detection System
Mao Hatto, Takaaki Miyajima, Hideharu Amano
The 19th Workshop on Synthesis And System Integration of Mixed Information technologies(SASIMI2015) （Yulin, Taiwan） ,
2015年02月,ポスター発表
-
Image Processing bu a 0.3V 2mW Coarse grained reconfigurable accelerator CMA-SOTB with a solar battery
Yu Fujita, Koichiro Masuyama, Hideharu Amano
International Conference on Field Programmable Technologies （Shanghai China） ,
2014年12月,ポスター発表
-
A preliminarily evaluation of PEACH3: a switching hub for tightly coupled accelerators,
Takuya Kuhara, Takahiro Kaneda, Toshihiro Hanawa, Yuetsu Kodama, Taisuke Boku, Hideharu Amano
2nd International Workshop on Computer Systems and Architectures （Shizuoka, Japan） ,
2014年12月,口頭発表（一般）
-
FPGA Implementation of Viscous Function in a package for Computational Fulid Dynamics
Dipikarini Mishra, Mao Hatto, Takuya Kuhara, Yasunori Osana, Naoyuki Fujita, Hideharu Amano
Workshop on 2014 2nd International Symposium on Computing and Networking （Shizuoka, Japan） ,
2014年12月,口頭発表（一般）
-
Hardware/Software co-design Architecture for Blokus Duo Solver,
Naru Sugimoto, Hideharu Amano
The International Conference on Field Programmable Technologies （Shanghai, China） ,
2014年12月,ポスター発表